## Synplicity Synplify-Specific Compiler Settings

If you are using the MAX+PLUS® II Compiler to compile a design that has been synthesized and optimized with Synplify software, go through the following additional compilation steps:

1. Choose Global Project Logic Synthesis (Assign menu) to open the Global Project Logic Synthesis dialog box.

2. Select the appropriate logic synthesis style under the Global Project Synthesis Style:

   | If you turned on the Map Logic to LCELLs option in the Synplify Set Device Options dialog box when synthesizing a FLEX® device design with Synplify software, select WYSIWYG or Fast in the Global Project Synthesis Style box.

   or:

   | If you did not turn on the Map Logic to LCELLs option in the Synplify Set Device Options dialog box when synthesizing your design with Synplify software, or if you are using a MAX® or Classic™ device, select Normal in the Global Project Synthesis Style box.

3. For FLEX devices, choose Define Synthesis Style to display the Define Synthesis Style dialog box. Choose Advanced Options to display the Advanced Options dialog box and turn off the NOT Gate Push-Back option. Choose OK twice to close the dialog box.

4. Choose OK to close the Global Project Logic Synthesis dialog box.

5. Continue with the steps necessary to compile your project, as described in Compiling Projects with MAX+PLUS II Software.

| Go to the following topics for additional information:

- FLEX Devices
- MAX Devices
- Classic Device Family

Last Updated: August 28, 2000 for MAX+PLUS II version 10.0 |
| Home | List by Vendor | List by Tool | List by Function | Synplify Topics | Documentation Conventions Copyright © 2000 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA. All rights reserved. By accessing any information on this CD-ROM, you agree to be bound by the terms of Altera's Legal Notice.