## Instantiating LPM Functions in VHDL

You can use Mentor Graphics Design Architect software to help you instantiate library of parameterized modules (LPM) functions in your VHDL design files.

To incorporate an LPM function into a VHDL design file, perform the following steps:

1. Be sure to set up the Design Architect working environment correctly, as described in Setting Up the MAX+PLUS II/Mentor Graphics/Exemplar Logic Working Environment.

2. Open a dummy schematic in the Design Architect software:

1. Start the Altera®/Mentor Graphics interface by typing `max2_dmgr` at a UNIX prompt.

2. Start the Design Architect software by double-clicking Button 1 on the max2_da icon in the Design Manager tools window.

3. Choose the OPEN_SHEET button in the Design Architect session_palette, then specify your project name in the Component Name box. Choose OK.

3. Instantiate the desired LPM function in the dummy schematic:

1. Choose Altera Libraries (Library menu).

2. Choose ALTERA LPMLIB (Altera Libraries menu).

3. Choose from the available LPM functions on the ALTERA LPMLIB menu.

4. In the LPM_<lpm function> dialog box, specify a name for the LPM function in the Cell Name box and appropriate values for the function's parameters. Make sure that any hexadecimal (Intel-format) file that you use to specify the initial content of a memory function does not have the same name as the design file name. Choose Megafunctions/LPM from the MAX+PLUS® II Help menu for detailed information about LPM functions.

5. Choose OK to generate the LPM function, the corresponding VHDL simulation model, and a VHDL Component Declaration/Attribute Declaration/Attribute Specification (.cmp) template.

4. Close the Design Architect software without saving the dummy schematic.

5. Instantiate the function created in step 2 in your design file. Use the template file to help prevent syntax and other errors.

6. Continue with the steps necessary to complete your design file, as described in Creating VHDL & Verilog HDL Designs for Use with MAX+PLUS® II Software.

Installing the Alteraprovided MAX+PLUS II/Mentor Graphics/Exemplar Logic interface on your computer automatically creates the sample hierarchical VHDL design file /usr/maxplus2/examples/mentor/example8/adder16.vhd, which includes LPM function instantiation.

Last Updated: August 28, 2000 for MAX+PLUS II version 10.0 |
| Home | List by Vendor | List by Tool | List by Function | Mentor Graphics/Exemplar Logic Topics | Documentation Conventions Copyright © 2000 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA. All rights reserved. By accessing any information on this CD-ROM, you agree to be bound by the terms of Altera's Legal Notice.