## Design Flow for All Synopsys Tools

Figure 1 shows the design flow between Synopsys and MAX+PLUS® II software. Design Entry Flow, Project Compilation Flow, Project Simulation Flow, and Device Programming Flow show detailed diagrams of each stage of the design flow. For information on how to use the Synopsys Design Compiler or FPGA Compiler from within the MAX+PLUS II software, see Running Synopsys Compilers from the MAX+PLUS II Software.

Figure 1. Design Flow between Synopsys & MAX+PLUS II Software

Last Updated: August 28, 2000 for MAX+PLUS II version 10.0 |
| Home | List by Vendor | List by Tool | List by Function| Documentation Conventions Copyright © 2000 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA. All rights reserved. By accessing any information on this CD-ROM, you agree to be bound by the terms of Altera's Legal Notice.