

Model*Sim*

6.5 Update 2009

Walter Gude

Senior Applications Engineer

**Mentor
Graphics®**

ModelSim


Leading Single & Mixed Language Simulation

- **Native single kernel verification environment**
 - Verilog 1995, 2001, 2005
 - VHDL 1987/1993/2002/2008
 - SystemVerilog for design
 - SystemC with SCV and TLM, C, C++ (option)

- **Broadest type support at language boundaries**
 - Component/module instantiation
 - SignalSpy™
 - SC control, observe and connect methods
 - Only simulator able to share type definitions written in one package in both VHDL and SystemVerilog
 - Preserving full benefits of strong type checking

- **Integrated debug capabilities**
 - Commands/GUI consistent across languages, HW platforms and abstraction levels

True Mixed Language Environment



- **Complexity and size drive the need for multi-abstraction verification**
 - Transaction to gate
- **Need common environment to debug mixed language simulations**

Agenda

- **Performance**
- **Debug & Analysis**
- **Coverage**


Performance & Capacity

- **Native Single Kernel for all languages**
- **Global optimizations**
- **Best Verilog gate-level performance**
- **Best time to next simulation performance**
- **Multi-core capable**

**Performance improvements in
every release**

Verification Throughput

- **Native simulator architecture**
 - Continual opportunities for performance improvements
- **vopt performance flow (SE only)**
 - All abstract levels
 - Run time optimization
- **Regression suite throughput**
 - “time to next simulation”
- **Best gate-level performance**
 - Best capacity
 - VHDL/Verilog compiled SDF



See Questa/ModelSim User's Manual
Optimizing designs with vopt

6.5 Performance Update

- **System Verilog**
 - 30% on active benchmark designs vs 6.4
- **Verilog/System Verilog**
 - Race abatement algorithm
 - Gate Level
 - Design load/elaboration
 - 3x improvement on customer designs
 - SDF timing options
 - Optimize and elaborate once run any `sdfminr`/`sdftypr`/`sdfmaxr` settings
 - Optimization time and disk space reduction

6.5 Performance Update

- **VHDL**
 - **15% on target designs vs 6.4**
- **Time to next simulation (introduced in 6.4)**
 - **Pre-optimize unchanged blocks for regression suite throughput**
 - **Mix optimized and non-optimized blocks**
 - **Disk space savings**


Possible Black Box Flow

```
vlib work
vlib asic_lib
vlog -work asic_lib cell_lib.v
vlog netlist.v
vopt -L asic_lib -debugCellOpt +nocheckALL \
    -bbox netlist -o optnet
vlog tb.v test1.v
vsim -c tb -do sim.do
```

```
vlog tb.v test2.v
vsim -c tb -do sim.do
```


```
vlog test3.v
vsim -c tb -do sim.do
```

```
vlog testN.v
vsim -c tb -do sim.do
```




Verification Throughput

Typical optimized flow



Performance flow using bbox



Compiled SDF

Significantly Reduces GLS Load Times!

- **SDF can be compiled using sdfcom**
 - Significant time savings during elaboration for SDF files used repetitively without modification
 - Use: `sdfcom <sdf_file> <compiled_name>`
- **When vopt is run, sdfcom will be run implicitly if it detects one of the following:**
 - `$sdf_annotate`
 - `-sdfmin/max/typ`
 - **Disable with the “modelsim.ini” file setting:**
 - `VoptAutoSDFCompile`

Verification Throughput

Simulating with Different Timing Corners

- Originally changing SDF files required creation of the bbox object for each SDF file
 - Reduced throughput by requiring many *vopt* runs
 - Required extra disk space to keep multiple bbox libraries
- Using SDF replacement increases throughput and reduces needed disk space
 - *vopt -bbox* once, *vsim* many times with different timing corners

```
vopt -bbox core -o core_bb  
  
vsim top -sdftypr /top/dut=tc-1.sdf  
vsim top -sdftypr /top/dut=tc-2.sdf  
vsim top -sdftypr /top/dut=tc-3.sdf  
...  
vsim top -sdftypr /top/dut=tc-i.sdf
```

Case Study: SDF Replacement

Run time for traditional SDF flow with bbox



Using SDF replacement flow with bbox



Disk space savings with 8 timing corners

Before:

$$23\text{GB bbox library} * 8 = \underline{184\text{GB}}$$

After:

$$23\text{GB bbox library} + (8 * 800\text{MB Compiled SDF}) = \underline{29.4\text{GB}}$$

Throughput
Improvement
SDF replace

Exploiting Multicore Platforms

- **Ability to enable multi-threaded logging of simulation results**
 - Can improve performance up to 2x
- **SystemC compile**
 - Faster SC compilation when enabled

Optional Post Processing Debug

Trace instance to module

Determine cause of event in waveform through dataflow

No Simulation loaded, post processing environment

Find object in source

```
## QuestaSim QA Baseline: 6.5 Beta - 2064450 Nov 20 2008
## Copyright 1991-2008 Mentor Graphics Corporation
## All Rights Reserved.
##
## THIS WORK CONTAINS TRADE SECRET AND
## PROPRIETARY INFORMATION WHICH IS THE PROPERTY
## OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
## AND IS SUBJECT TO LICENSE TERMS.
##
# vsim -view demo.wlf
# demo.wlf opened as dataset "demo"
add wave -r demo:/top/*

VSIM 2>
```

```
37         @(posedge clk) strb_r = 1;
38         @(posedge clk) while (rdy != 0)
39             d = data;
40     end
41 endtask
42
43     nor (test2, _rw, test_in);
44     nand (t_out, test, strb);
45
46 task write;
47     input  [`addr_size-1:0] a;
48     input  [`word_size-1:0] d;
49     begin
```


Agenda

- **Performance**
- **Debug & Analysis**
- **Coverage**

Window Manager

Common control & behavior for all windows

- Consistent look and feel
- Improved quality



Any window can form a tab group with any other window

Easing Processes Debug

The screenshot shows the ModelSim 6.5 simulation environment. The main window is divided into several panes: a Design Unit tree on the left, a Processes (Design) table in the center, a Locals pane below it, an Objects pane at the bottom, and a source code editor on the right. The Processes table lists various processes such as print_restore, print_error, line_80, generate_data, reset_generator, line_81, clock_posedge_acti..., #ALWAYS#38(retri..., #ALWAYS#37(Stor..., enable_gen, incrementer, outstroke_gen, retrieve(fast), retrieve(fast), #ALWAYS#38(retriever), retrieve(fast), #ASSIGN#46, reset_generator, test_ringbuf, and compare_data. The source code editor shows a C++ snippet with a breakpoint at line 148. The Locals pane shows variables like var_dataerror_newval and this. The Objects pane shows a list of objects including reset_deactivation_event, reset, txda, rxda, txc, outstroke, pseudo, storage, expected, dataerro, and actual. The Call Stack pane shows the current call stack with the active process being compare_data at line 150 of test_ringbuf.h. The bottom status bar shows 'Now: 0 ns Delta: 1' and 'sim:/test_ringbuf/compare_data'. Red callout boxes with arrows point to specific features: 'Toggle between viewing modes' points to the top toolbar; 'View all processes together regardless of language' points to the Processes table; 'All Windows linked to process window' points to the Design Unit tree and the Locals/Objects panes; 'Integral with SystemC Debug Interface' points to the bottom status bar and the Call Stack pane.



Toggle between viewing modes

View all processes together regardless of language

All Windows linked to process window


Integral with SystemC Debug Interface

FSM analysis




Enhanced Wave Window

- **Full capabilities**
 - HDL, SystemC, TLM and Assertion Debug
- **Cross linked to other windows**
- **Waveform Compare**
- **Virtual Objects**
 - Signals, Functions and regions
- **Waveform management**
 - Dataset snapshot, subset, clear, save, stats



Delta Cycle Debugging



User Defined Radix

“push” signals with & without radix



New radix appears in pick list

Tcl command defines radix

**radix define States {
11'b00000000000 "NOPUSH",
11'b00000000001 "PUSH1",
11'b00000000010 "PUSH2",
...
11'b10000000000 "PUSH11",
-default hex}**

Wave Window


- Create multiple panes and drag and drop signals from one pane to the other.
- Powerful Edit and Search Capabilities under the Edit Menu.
- Cursors - multiple, jump to edge and measurement.
- Bookmarks for marking multiple waveform views.
- Balloon popup to display values



Wave Window


- Wave window reload
- *Write format restart* command saves a single .do file that can be used to restore the current state of all wave, list and source windows as well as all line and signal (when) breakpoints

Wave Window Analog Display




Dataset snapshot

- **Extract waveforms from current simulation**
 - Can be based on time
 - Can be based on size
 - Use to minimize waveform file size
 - Use for monitoring batch jobs




Waveform File Manager (wlfman)



View portion
of original
waveform file

- **Utility to manipulate existing wlf files**
 - Reduce amount of information to display

Transaction Display



Source Annotation

The screenshot displays the ModelSim 6.5 interface. On the left, a project tree shows a hierarchy of files under `/test_ringbuf/`. The central window shows a digital logic waveform with a vertical cursor at 499300 ns. On the right, the source code for `store.h` is shown, with annotations in red text. A yellow callout box points to the cursor, stating "Annotation can be linked to active cursor". Another yellow callout box points to the signal transitions in the waveform, stating "Signal transitions". A third yellow callout box points to the steady state values in the waveform, stating "Steady state values". A fourth yellow callout box points to the signal name in the code, stating "Hover over signal to get full path & value".

Annotation can be linked to active cursor

Signal transitions

Steady state values

Hover over signal to get full path & value

```
Ln#      Code      Annotation
16      {
17      public:
18      sc_in<sc_logic>  0->1 clock;
19      sc_in<sc_logic>  1 reset;
20      sc_in<sc_logic>  0 oenable;
21      sc_in<sc_logic>  1 txda;
22      sc_lv<9> > 110111111 ramadr;
23      sc_out<sc_lv<16> > 0111010110100111 buffer;
24
25      void storer()
26
27      SC_CTOR(store)
28      : clock("clock"),
29        reset("reset"),
30        oenable(0),
31        txda(1),
32        ramadr(11011111),
33        buffer(0111010110100111) {}
```

Graphical Dataflow: Tracing Signals

The image displays two windows from the ModelSim 6.5 software. The left window, titled 'dataflow - default - default', shows a graphical dataflow diagram of a circuit with three NAND gates. A red oval highlights a path from the output of the first NAND gate to the input of the second. A red arrow points from this oval to the corresponding line in the code editor. The right window, titled '/u/joer/mixedHDL/proc.v', shows the Verilog code for the circuit. Line 26, which contains the NAND gate definition, is circled in red. Below the code editor is a timing diagram showing various signals over time. A red arrow points from the code editor to the timing diagram. The timing diagram shows signals like 'op/p/rdy', 'op/p/addr', 'op/p/rw', 'op/p/strb', 'op/p/data', 'op/p/addr_r', and 'op/p/data_r'. A cursor is positioned at 2000 ns, and a 2 us interval is marked.

```
Ln #
21
22     wire test, test2, _rw, test_in;
23         1 1 0 z
24
25     not (_rw, rw);
26         0 1
27     nand (test, _rw, test2);
28         1 0 1
29     nand (test2, _rw, test_in);
30         1 0 z
31     nand (t_out, test, strb);
32         0 1 1
```

Inputs:

/top/p/test	x
/top/p/strb	1

Outputs:

/top/p/t_out	x
/top/p/test	x

Now: 2820 ns
Cursor 1: 2000 ns

Keep: 1

1811 ns to 2112 ns Now: 2,820 ns Delta: 0

- Users can also direct dataflow window to compute and draw paths between one point and another

Textual Dataflow: Tracing Signals

Find driver(s) of prdy_r

```
38      0
      srw_r = 0;
39      1
      sstrb_r = 1;
40      0>1
      prdy_r = 1;
41      1111
      oen =
42      1111
      wen =
43
      end
44
      /*****
45
46
47      reg [2:0]
48
49      integer i;
50      initial for (i = 0; i < (1 << `set_size); i=i+1) mru
51
```

Select Signal then RMB

driversdlg

Process Name	Line
/top/c/#ALWAYS#146	prdy_r = 0;
/top/c/#ALWAYS#146	@(posedge clk) prdy_r = 1;
/top/c/#ASSIGN#114	assign prdy_r = srdy;
/top/c/#ASSIGN#99	assign prdy_r = srdy;
/top/c/#INITIAL#3	prdy_r = 1;

```
108      input  [`addr_size-1:0] a;
109
110      begin
111          00001001 00001001
          saddr_r = a;
112          0
          srw_r = 0;
113          1
          sstrb_r = 0;
114          St0... 1
          @(posedge clk) sstrb_r = 1;
115          0>1 St1
          assign prdy_r = srdy;
116          zzzzzzzzzz... 0000000000001001
          assign sdata_r = pdata;
117          St0>St1 St1
          @(posedge clk) while (srdy != 0) @(posedge c
118          0>1 0>1
          deassign prdy_r; prdy_r = 1;
119          zzzzzzzzzz... zzzzzzzzzzzzzzzzzz
          deassign sdata_r; sdata_r = 'bz;
120          zzzzzzzzzzzzzzzzzz
          sdata_r = 'bz;
121      end
122      endtask
```

Easing Causality Tracing

Source Code Hyperlinking

The screenshot shows the ModelSim 6.5 interface with a Verilog source file open. The code is as follows:

```
Ln# | Code  
100 |  
101 |  
102 |  
103 |     always @(posedge clk)  
104 |         outof = #5 out_wire; // put ou  
105 |  
106 |     always @ (outof) // any change  
107 |         $display ($time, "outof = %h",  
108 |         integer i;|
```

A yellow callout box with the text "Hyperlinked variables" has three red arrows pointing to the underlined variables outof, out_wire, and outof in the code. The status bar at the bottom indicates "File is in read only mode!" and "Ln: 108 Col: 10".

Easing Causality Tracing Source Code Hyperlinking

The image shows two overlapping windows from a Verilog IDE. The background window displays a Verilog source file with the following code:

```
100  
101  
102 always @(posed  
103   outof #5 o  
104  
105 always @ (outo  
106   $display ($t  
107  
108 integer i;
```

The foreground window displays a test fixture for a finite state machine:

```
10 /*  
11 Test fixture for finite state machine  
12  
13 */  
14 `timescale 1ns/100ps  
15 module test_sm;  
16  
17 reg [31:0] into, outof;  
18 reg rst, clk;  
19 wire [31:0] out_wire, dat;  
20 wire [9:0]  addr;  
21 reg[31:0] loop;  
22 /* nop */  
23 task nop;  
24 # 5 into = {4'b0000,28'h0}; // op_word  
25 endtask
```

A yellow callout box with the text "Jump to source window and highlight variable declaration" has two red arrows. One arrow points to the variable declaration `reg [31:0] into, outof;` on line 17 of the foreground window. The other arrow points to the variable `outof` on line 103 of the background window.

File is in read only mode!

File is in read only mode!

Ln: 17 Col: 0

Debug of SystemC & HDLs

The screenshot displays the ModelSim 6.5 interface with several key components highlighted by red callout boxes:


- HDL & SystemC Design Hierarchy:** A tree view on the left showing the project structure, including 'test_ringbuf', 'ring_INST', and various blocks and methods.
- Single-Step & Break-Point:** A red circle highlights a breakpoint set on line 106 of the source code.
- HDL & SystemC Signals, Module member variables:** A table in the lower-left shows signal values, such as 'storage' being '00000000000000000000'.
- SystemC & HDL Source Code:** The main editor window shows C++ code for 'test_ringbuf::reset_generator()'.
- SystemC & HDL Active Processes:** A window at the bottom right lists active processes like 'enable_gen', 'incrementer', and 'outstroke_gen'.
- GDB & Questa CLI (run, step, step over, etc.):** A transcript window at the bottom left shows the command prompt and execution logs.

Debug Example: sc_fifo

- Writing to & Reading from `sc_fifo<long>` with 10 Elements


```
# 100: writing 0
# Executing 'examine fifo' yields
# {{0}}
# 200: writing 1
# Executing 'examine {fifo(0 to 1)}'
yields
# {{0 1}}
# 300: writing 2
# 400: writing 3
# 500: writing 4
# 600: writing 5
# 700: writing 6
# Executing 'examine {fifo(0 to 7)}'
yields
# {{0 1 2 3 4 5 6}}
# Executing 'examine {fifo(7)}' yields
# -Unused-
# 800: writing 7
# 900: writing 8
# 1000: writing 9
# 1100: Available: 10
```

```
# 1100: reading 0
# 1200: Available: 9
# 1200: reading 1
# {{2 3 4 5 6 7 8 9}}
# 1300: Available: 8
# 1300: reading 2
# 1400: Available: 7
# 1400: reading 3
# 1500: Available: 6
# 1500: reading 4
# 1600: Available: 5
# 1600: reading 5
# 1700: Available: 4
# 1700: reading 6
# {{7 8 9}}
```



Failure Isolation – Time To Debug

- Identify a sub-block from a chip/system environment
 - Save extended VCD data from sub-block of system/chip environment
- Improved time to debug
 - Transfer sub-block to design team with most expertise
 - Re-simulate sub-block with extended VCD file





```
VSIM 1> vcd dumpports -file c.vcd /top/c/*  
VSIM 2> run -all
```

```
vsim c -vcdstim c.vcd
```

Using VCD as Stimulus


VCD file



```
$ vsim c -vcdstim c.vcd
```

Expanded Data requires Data Management Message Viewer

- Organize all simulation messages
- Sort by severity or type
- Cross links to other windows for quick isolation of problems




Agenda

- **Performance**
- **Debug & Analysis**
- **Coverage**

Unified Coverage DataBase (UCDB)

- Best capacity and performance
- Most comprehensive
- Open and flexible
- Base technology for Questa Verification Management



Code Coverage

- Measures language coverage

- Have you executed each:

- Statement
- Branch
- Condition
- Expression
- Or Toggled each bit

- Best used at block level

- Easier to exercise code aspects
- Ensures blocks are tested & ready for integration

- Built-in

- Low overhead
 - compatible with most optimizations
- Easy to use
- High capacity and performance UCDB

- Improve verification throughput

- Rank UCDB test files and eliminate regression tests that do not contribute to coverage metrics

The screenshot displays the Questasim 6.5 Coverage View interface. The top window shows the design tree with 'merge (Local Coverage Aggregation)' selected. The middle window shows the code editor for 'eth_registers.v' with lines 1006-1019 highlighted in green, indicating 100% coverage. The bottom window shows the 'Instance Coverage' table with columns for Design unit, Stmt. count, Stmt. hits, Stmt. misses, Stmt. % (with a bar chart), Branch count, Branch hits, Branch misses, Branch %, Branch %gt, Condition rows, Condition hits, and Condition misses.

Instance	Design unit	Total coverage
mim1	eth_mim	75.6%
	cligen	97.4%
	shftreg	41.4%
	outctrl	65.8%
	ethreg1	90.5%
	maccontrol1	89.9%
	txethmac1	81.8%
	rxethmac1	93.6%
	eth_wishbone	88.8%
	bd_ram	83.2%
	qv_lx_fifo_checker	86.8%
	tx_fifo	86.8%
	qv_lx_fifo_checker	89.6%
	rx_fifo	89.6%

Instance	Design unit	Stmt. count	Stmt. hits	Stmt. misses	Stmt. %	Branch count	Branch hits	Branch misses	Branch %	Branch %gt	Condition rows	Condition hits	Condition misses	Condition %
/top/dut/wishbone...	eth_wishbone	543	522	21	96.1%	522	520	2	99.8%	100%	324	315	9	97.2%
/top/dut/wishbone...	eth_spram_256x32	12	9	3	75%	14	13	1	92.9%	100%	15	10	5	66.7%
/top/dut/wishbone...	eth_bd_ram_cov	1	1	0	100%	0	0	0	0%	0%	0	0	0	0%
/top/dut/wishbone...	eth_fifo	21	17	4	81%	26	21	5	80.8%	100%	16	14	2	87.5%
/top/dut/wishbone...	eth_fifo	21	20	1	95.2%	26	25	1	96.2%	100%	16	12	4	75%

The bottom window shows the 'Coverage Details' for 'eth_registers.v' at line 787, indicating 'Expression coverage for: Write (RXCTRL_Wr & Write)' and 'UDP table: (Short Circuiting Disabled)'. The 'Missed Expressions' window shows a list of expressions that were not covered during the simulation.

6.5 Coverage Update

- **Improved FSM recognition**
 - Must use vopt
- **UCDB capacity**
 - 20-30% memory footprint reduction
- **Coverage remove**
 - Elimination of test specific data from merged UCDB file
- **Fine-grained exclusions**
- **UCDB preserve count merge**
 - Enables detailed analysis of merged coverage data

Expanding Coverage Usability

Comprehensive FSM Debug Solution

Select FSM from list

State diagram animation linked to active wave cursor

State variables identified with FSM icon


The screenshot displays the ModelSim 6.5 interface. The **FSM List** window shows a table with columns for Instance, States, and Transitions. The **Wave** window shows a signal trace with a yellow cursor at 41250 ns. The **Objects** window shows a list of signals, with the state variable `present_state` marked with an FSM icon. The **State Diagram** window shows a state machine with states `s_live`, `s_wait`, `s_sample`, and `s_display`.

Name	Value	Signal
ram_oe	1	Signal
addr_oe	0	Signal
end_frame	0	Signal
incr_addr	0	Signal
vert_sync	0	Signal
sync	1010010	Signal
present_state	s_wait	Signal
next_state	s_wait	Signal

FSM Debug with transition expressions

- Control display of:**
- * Transition counts
 - * State counts
 - * Conditional paths
 - * Balloon popups
 - * Wave cursor linking

- FSM states:**
- * Brown - Reset state
 - * Yellow - Previous state
 - * Green - Present state
 - * Blue - Not one of the above



Code Coverage Reporting Efficiencies

- Includes complete coverage result details
- Easy reporting to management

QuestaSim Coverage Report

Coverage Summary :

METRIC	ACTIVE	HITS	COVERED
Statement	2657	2547	95.9 %
Branch	1998	1858	93.0 %
Expression	711	552	77.6 %
Condition	1333	1261	94.6 %
Toggle	2230	1679	75.3 %
State	17	17	100.0 %
Transition	45	37	82.2 %

Tests :

TESTNAME	USERID	CPUTIME	SIMTIME
CPURegisterTest	darronn	15.400000	1500000000.000 ns
Random7	darronn	316.100000	3240000000.000 ns
Random14	darronn	44.430000	6600000000.000 ns
DataTest	darronn	8.880000	1500000000.000 ns
FifoTest	darronn	10.120000	1500000000.000 ns
VariableTest	darronn	10.330000	1500000000.000 ns
InitialTest	darronn	10.320000	1500000000.000 ns
Random9	darronn	331.160000	3700000000.000 ns
Random10	darronn	39.160000	4400000000.000 ns
TxDataTest	darronn	11.680000	1500000000.000 ns
Random13	darronn	0.210000	21930000.000 ns
ModeTwoTest	darronn	11.740000	1500000000.000 ns

Test record for CPURegisterTest

Pre-defined attributes:

ATTRIBUTE	VALUE
TEST NAME	CPURegisterTest
FILE NAME	regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.ucdb
DATE	17 Apr 2007 06:08:07
USERID	darronn
CPU TIME	15.400000 s
SIM TIME	1500000000.000 ns
TEST STATUS	WARNING
SEED	0
VSIM ARGS	-assertdebug -coverage -l regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.log -wif regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.wif -GTTEST=4 -GSIM_TIME=15 work_concat_tester
TEST ARGS	(None)
COMMENT	(None)
COMPULSORY	0

User-defined attributes:

ATTRIBUTE	VALUE
REGSeed	0
VARSeed	0
SIM_TIME	15
SCRIPT	runall.do
COMPILE	compile.do
	modelsim.tcl
	regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.wif
FILENAME	regression_Tue_Apr_17_06:06:53/CPURegisterTest1176804470.log
	12

Coverage Totals

Test Details

Report generated by QuestaSim on Tue Apr 24 09:00:00 2007

HTML Coverage Viewing


The screenshot shows a Microsoft Internet Explorer window titled "Questa Coverage Report Web Export - Microsoft Internet Explorer". The address bar shows the path "Z:\tme\interleaver\avm\2.0\vhd_dut\h2.html". The main content area is titled "Branch Coverage Misses Detail For /top/dut". On the left, a tree view shows the design hierarchy with "/top/dut" selected. A red arrow points from a yellow box containing the text "Specify design Hierarchy" to the "/top/dut" node in the tree. The main content area displays two code snippets from "interleaver_rtl.vhd:251" and "interleaver_rtl.vhd:252". The first snippet shows a branch miss for the condition "ZERO TRUE" where the code is "if(out_hs = '1') then". The second snippet shows a branch miss for the condition "ZERO FALSE" where the code is "if(out_hs = '1') then". The "QuestaSim" logo is visible in the bottom left corner of the browser window.

VHDL

- **VHDL 2008 support introduced**
 - **Predefined operations on scalar (5.1.5) and array (5.2.1.3) types**
 - **External Names (8.7)**
 - **Package STANDARD (16.3)**
 - **Standard environment package (16.5)**
 - **VHDL Encryption (24.1)**
- **Enable by setting `vhdl93 = 2008` in `modelsim.ini`**

ModelSim 6.5 Functional Verification

- **The best execution**
 - **Integrated platform available today**
- **The best technology**
 - **High capacity, high performance and throughput**
- **The right strategy**
 - **Make every verification cycle count!**

The background is a vibrant blue with a complex pattern of white and light blue lines. These lines form various geometric shapes, including rectangles, circles, and spirals, reminiscent of a circuit board or a data visualization. The overall aesthetic is high-tech and digital.


Mentor Graphics®

www.mentor.com

Additional Mentor Products


Processor-driven Verification

- **Allows test efforts to span multiple stages of the design**
- test reuse across the project




- **Questa Codelink provides the critical features to support processor-driven, including multi-core verification**

Hardware/Software Correlation



```
ln #
75 main()
76 {
77
78     int k, j;
79     int result;
80     char sbuf[16];
81
82     unsigned long *ptr, i;
83
84     /*(unsigned long *) FIQ_COUNTER = 3000; /* FIQ every 3000 clocks */
85     /*(unsigned long *) IRQ_COUNTER = 7500; /* IRQ every 7500 clocks */
86
87     /* Write unsigned into LHWPAR0 & LHWPAR0 */
88     /* Write Page table Entry For 0x00010000 , 0x11000, 0x12000 */
89     init_pagetable(0x30004000);
90     write_pagetable_entry(0x0, 0x80000000, 0xFF600008, 0xFF60003f);
91     write_pagetable_entry(0x0, 0x80000000, 0xFF605008, 0xFF60503f);
92
93     ptr = (unsigned long *) 0x30300000;
94     *(ptr) = 0x000ff500;
95
96     i = *(ptr);
97
98     ptr = (unsigned long *) 0x30300c08;
99     *(ptr) = 0x00010000;
100    ptr = (unsigned long *) 0x30300c10;
101    *(ptr) = 0x0400013; //
102
103    /* BR1, OR1 registers */
104
105    ptr = (unsigned long *) 0x30305008;
106    *(ptr) = 0x10001801;
107    ptr = (unsigned long *) 0x3030500c;
108
109    *(ptr) = 0x300000c14;
110
111    write_pagetable_entry(0x0, 0x80000000, 0x10000008, 0x1000003f);
112    write_pagetable_entry(0x0, 0x80000000, 0x10002008, 0x1000203f);
113    write_pagetable_entry(0x0, 0x80000000, 0x10004008, 0x1000403f);
114    write_pagetable_entry(0x0, 0x80000000, 0x10006008, 0x1000603f);
115    write_pagetable_entry(0x0, 0x80000000, 0x10008008, 0x1000803f);
116    write_pagetable_entry(0x0, 0x80000000, 0x1000a008, 0x1000a03f);
117    write_pagetable_entry(0x0, 0x80000000, 0x1000c008, 0x1000c03f);
118    write_pagetable_entry(0x0, 0x80000000, 0x1000e008, 0x1000e03f);
119    write_pagetable_entry(0x0, 0x80000000, 0x10000008, 0x1000003f);
120    write_pagetable_entry(0x0, 0x80000000, 0x10002008, 0x1000203f);
121    write_pagetable_entry(0x0, 0x80000000, 0x10004008, 0x1000403f);
122
123
124
125    for (j=0; j<32000; j++) {
126        pprintf(" Initializing CRC Table \n");
127        init_crc32();
128
129        pprintf(" Table Generation Completed\n");
130
131
132        for (k=0; k<32; k++) {
133            pprintf("Processing packet # ");
134            itostr(k, sbuf, 16);
135            pprintf(sbuf);
```




Multi-Core Processor Debug Environment

The screenshot displays the ModelSim 6.5 interface for a multi-core processor simulation. The main window is divided into several panes:

- Memory View (Top Left):** Shows memory addresses and data for two processors, `proc_1` and `proc_2`. The data is displayed in hexadecimal format.
- Register View (Middle Left):** Shows the state of various registers for `arm926` processors, including `R13_SVC`, `R14_SVC`, `SFSPR_SVC`, and various control bits like `Test`, `Fast`, `IBit`, `VFlag`, `CPIflag`, `ZPIflag`, and `NFlag`.
- Waveform (Bottom Left):** Displays a timing diagram with signals such as `dhdata`, `Instruction Bus`, `ihaddr`, `intrans`, `inburst`, `inwrite`, `ihsize`, `ihprot`, `inbusreq`, `inlock`, and `ihclicken`. A cursor is positioned at 25.237 ns.
- Disassembly (Right):** Shows the assembly code for `demo_diag.c`, including instructions like `for`, `ADD`, `SUBCSS`, `BGS`, `STRB`, `CMF`, `BEQ`, `ADD`, `MOV`, and `STR`.

Mentor's 0-In[®] Formal Verification Solution Delivers ...


- Highest capacity and performance
- Extensive Design Style Support
- Smart integration of formal verification with simulation
- The largest library of assertion IP in the industry
- Intuitive graphical analysis and debug
- Questa Coverage database enabled




The 'proven' formal verification solution

0-In® CDC Verification

- ✓ **Structural CDC verification**
 - Automatically identifies all clocks and clock-domain crossings (CDCs)
- ✓ **Verification of CDC protocols**
 - Automatically proves CDC Protocols
 - Simulate CDC protocol assertions
- ✓ **Silicon-accurate RTL simulation**
 - Mimics the metastability effects in synchronizers
- ✓ **Accurate Coverage metrics**
 - Provides a measure of completeness for the testbench as related to metastability issues



0-In® CDC – The Benchmark in CDC verification

The background is a vibrant blue with a complex pattern of white and light blue lines, resembling a circuit board or data network. The lines form various shapes, including rectangles, circles, and zig-zags, creating a sense of depth and technology. The overall aesthetic is clean and modern.

Mentor Graphics®

www.mentor.com

Expanding Debug Feature Set

Improves Productivity

- **Advanced waveform viewer**
- **Schematic-based Dataflow window**
- **Integrated assertion browser**
- **Functional and code coverage including FSM**
- **Performance analyzer**
- **Memory viewer**
- **Waveform editor**
- **Signal Spy**
- **JobSpy**
- **Message viewer (6.2)**
- **Source annotation (6.2)**
- **TLM Viewing (6.2)**
- **Post Simulation Debug (6.3)**
- **Textual Dataflow (6.3)**
- **TLM Analysis (6.3)**
- **Verification Management (6.3)**
- **UCDB Browser (6.3)**
- **SV call stack window (6.3)**

**Rich native debug environment for all languages
and abstraction levels**